

DIALOG(R)File 351:Derwent WPI  
(c) 2004 Thomson Derwent. All rts. reserv.

010091789 \*\*Image available\*\*  
WPI Acc No: 1994-359502/199445  
XRPX Acc No: N94-281701

Data flow processor - uses charging logic for individual and group-wise programming of mutually orthogonal homogeneously structured cells in integrated circuit chip

Patent Assignee: VORBACH M (VORB-I); PACT INFORMATIONSTECHNOLOGIE GMBH (PACT-N)

Inventor: VORBACH M; MUENCH R

Number of Countries: 001 Number of Patents: 004

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
DE 4416881	A1	19941117	DE 4416881	A	19940513	199445 B
DE 4447706	A1	19970515	DE 4416881	A	19940513	199725
			DE 4447706	A	19940513	
DE 4447707	A1	19970515	DE 4416881	A	19940513	199725
			DE 4447707	A	19940513	
DE 4416881	C2	19980319	DE 4416881	A	19940513	199815

Priority Applications (No Type Date): DE 4316036 A 19930513

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
DE 4416881	A1	19		G06F-015/80	
DE 4447706	A1	1		G06F-009/38	Div ex application DE 4416881 Div ex patent DE 4416881
DE 4447707	A1			G06F-009/38	Div ex application DE 4416881 Div ex patent DE 4416881
DE 4416881	C2	22		G06F-015/80	Div in patent DE 4447706 Div in patent DE 4447707

Abstract (Basic): DE 4416881 A

An integrated circuit chip carries a number of mutually-orthogonal homogeneously-structured cells, each with a number of logically and structurally-identical components. The cells are combined in rows and columns, possibly also in groups, for connection to chip input/output connections.

A charging logic is associated with the cells, via which they can be programmed individually and in groups so that optional logical functions and/or networks can be verified. Manipulation of the data flow processor chip's configuration, i.e. the modification of functional parts or macros can be performed during operation without stopping other functional parts or adversely affecting their functioning.

USE/ADVANTAGE - For logical manipulation of data in binary form.

High flexibility and enables parallel operation which is scalable over wide range.

Dwg.1-5/22

Title Terms: DATA; FLOW; PROCESSOR; CHARGE; LOGIC; INDIVIDUAL; GROUP; WISE; PROGRAM; MUTUAL; ORTHOGONAL; HOMOGENEOUS; STRUCTURE; CELL; INTEGRATE; CIRCUIT; CHIP

Derwent Class: T01

International Patent Class (Main): G06F-009/38; G06F-015/80

File Segment: EPI

Manual Codes (EPI/S-X): T01-M05  
?